

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. APPLICATION NO. NEG-299 US 6547 07/22/2003 Koichi Sato 10/623,575 EXAMINER 21254 7590 08/11/2005 MCGINN & GIBB, PLLC ROSSOSHEK, YELENA 8321 OLD COURTHOUSE ROAD PAPER NUMBER ART UNIT SUITE 200 VIENNA, VA 22182-3817 2825

DATE MAILED: 08/11/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		AX
	Application No.	Applicant(s)
	10/623,575	SATO ET AL.
Office Action Summary	Examiner	Art Unit
	Helen Rossoshek	2825
The MAILING DATE of this communication Period for Reply	on appears on the cover sheet w	th the correspondence address
	DEDLY IS SET TO EVOIDE 2 M	ONTU(S) EDOM
A SHORTENED STATUTORY PERIOD FOR F THE MAILING DATE OF THIS COMMUNICAT - Extensions of time may be available under the provisions of 37 of after SIX (6) MONTHS from the mailing date of this communication of the period for reply specified above is less than thirty (30) days of the period for reply is specified above, the maximum statutory failure to reply within the set or extended period for reply will, by Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	ION. CFR 1.136(a). In no event, however, may a rion. s, a reply within the statutory minimum of third period will apply and will expire SIX (6) MON a statute, cause the application to become AE	reply be timely filed ty (30) days will be considered timely. ITHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).
Status		
1)⊠ Responsive to communication(s) filed on	22 July 2003.	
· _ · ·	This action is non-final.	•
3) Since this application is in condition for a	llowance except for formal matt	ers, prosecution as to the merits is
closed in accordance with the practice ur	nder <i>Ex parte Quayle</i> , 1935 C.D). 11, 453 O.G. 213.
Disposition of Claims		
4)⊠ Claim(s) 1-12 is/are pending in the applic	ation.	•
4a) Of the above claim(s) is/are with		
5) Claim(s) is/are allowed.		
6)⊠ Claim(s) 1-12 is/are rejected.		
7) Claim(s) is/are objected to.		
8) Claim(s) are subject to restriction	and/or election requirement.	
Application Papers		
9) The specification is objected to by the Exa	aminer.	
10)⊠ The drawing(s) filed on <u>22 July 2003</u> is/an		ted to by the Examiner.
Applicant may not request that any objection		•
Replacement drawing sheet(s) including the o	=	
11) The oath or declaration is objected to by t	•	• • • • • • • • • • • • • • • • • • • •
Priority under 35 U.S.C. § 119	•	
12)⊠ Acknowledgment is made of a claim for fo	oreian priority under 35 U.S.C. 8	\$ 119(a)-(d) or (f)
a)⊠ All b)□ Some * c)□ None of:	order protecting arrade to the control of	, , , , , , , , , , , , , , , , , , , ,
1.⊠ Certified copies of the priority docu	ments have been received.	
2. Certified copies of the priority docu		opplication No.
3. Copies of the certified copies of the		· ·
application from the International B	•	
* See the attached detailed Office action for	` ' ' '	received.
Attachment(s)		
1) Notice of References Cited (PTO-892)	4) T Interview S	Summary (PTO-413)
2) Notice of Draftsperson's Patent Drawing Review (PTO-94	18) Paper No(s)/Mail Date
 Information Disclosure Statement(s) (PTO-1449 or PTO/S Paper No(s)/Mail Date <u>07/22/2003</u>. 	SB/08) 5) Notice of I	nformal Patent Application (PTO-152) —.·

DETAILED ACTION

- 1. This office action is in response to the Application 10/623,575 filed 07/22/2003.
 - 2. Claims 1-12 are pending in the Application.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 4. Claims 1-12 are rejected under 35 U.S.C. 102(e) as being anticipated by Ikegami (US Patent 6,782,354).

The applied reference has a common assignee with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 102(e) might be overcome either by a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not the invention "by another," or by an appropriate showing under 37 CFR 1.131.

With respect to claims 1 and 7 lkegami teaches an apparatus and method for estimating power consumption within the method and system (col. 2, II.44-45; col. 3, II.11-14; col. 9, I.26), comprising: an behavioral synthesis unit to which an algorithm-

Application/Control Number: 10/623,575

Art Unit: 2825

level description is input for converting the algorithm-level description to a clock-based description and behavioral synthesis information within model converting tool 13 having a tool of the behavior synthesis tool 12 as shown on the Fig. 2 for converting algorithm description 3 into the clock level model 8 (col. 6, II.15-18) including GUI controller 41 shown on the Fig. 4 to obtain the correspondence relationships between plurality of registers 34 and plurality of memories 35 (col. 7, II.40-48) wherein the data is behavioral synthesis information such as a register value R and status position value S stored in the tables 23 and 24 shown on the Figs. 3 and 4 (col. 7, II.49-57); and a clock-based simulation unit to which the clock-based description and behavioral synthesis information are input for executing a clock-based simulation and calculating a power consumption factor of a storage element based upon both the clock-based description and behavioral synthesis information within clock base simulator 14 shown on the Fig. 2, which obtains the data from the clock level model 8 including the data as behavioral synthesis information such as a register value R and status position value S stored in the tables 23 and 24 (col. 6, II.63-67; Figs. 3 and 4), wherein during the clock level verification process (col. 8, 1.37) the precise estimation of power consumption is performed (col. 9, I.24).

With respect to claims 2-6 and 8-12 lkegami teaches:

Claims 2 and 8: the power consumption factor of the storage element is calculated by discriminating the type of the storage element using the behavioral synthesis information in regard to an array-variable part since the data variable/register/status (behavioral synthesis information) is input for the clock

Application/Control Number: 10/623,575

Art Unit: 2825

verification process including the power consumption performance (col. 9, I.24), wherein the data variable/register/status is generated by algorithm description 3 shown on the Fig. 2 and stored in the tables 23 and 24 (col. 6, II.63-67; Figs. 3 and 4), wherein this data is represented as sets of variables shown on the Figs. 5, 6, 9 and 10 (col. 9, II.37-45, 49-51);

Claims 3 and 9: the power consumption factor is toggle rate and/or transition probability within scheduling the functions, obtained from algorithm description 3 (Fig. 2), and based on clocks in units of groups of allowable status transitions of variables related to the algorithm description model (col. 2, II.55-63);

Claims 4 and 10: the power consumption factor is toggle rate and/or transition probability within controllers 36 and calculation operation transition 38 shown on the Fig. 4, wherein finite state machine (FSM) 21 shown on the Fig. 3 controlling state transitions of plurality of registers resources and memories resources (col. 7, II.40-48; col. 6, II.59-62; col.7, II.32-37);

Claims 5 and 11: correspondence between RT variable names and gates is assumed from the behavioral synthesis information, and toggle rates and/or transition probabilities are set in gate circuits, thereafter the toggle rates and/or transition probabilities of all gate circuits being calculated within the data variable/register/status is generated by algorithm description 3 shown on the Fig. 2 and wherein the data is behavioral synthesis information such as a register value R and status position value S stored in the tables 23 and 24 shown on the Figs. 3 and 4 (col. 7, II.49-57) within the

capability of the technique to switch between the simulation in a gate level model and the simulation in an electronic circuit (register, memory) level model (col. 2, II.5-7);

Claims 6 and 12: a gated clock is provided, the toggle rate and/or transition probability of a clock are made the same as the write probability with respect to a storage element since the terminals of the gates circuit correspond to the terminals of the electronic circuits (col. 2, II.8-9).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Helen Rossoshek whose telephone number is 571-272-1905. The examiner can normally be reached on 7:00-4:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew S. Smith can be reached on 571-272-1907. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

A. M. Thompson Primary Examiner Technology Center 2800 Examiner Helen Rossoshek AU 2825